

AperTO - Archivio Istituzionale Open Access dell'Università di Torino

Single Event Upset tests and failure rate estimation for a front-end ASIC adopted in high-fluxparticle therapy applications

This is the author's manuscript

Original Citation:

Availability:

This version is available http://hdl.handle.net/2318/1710458 since 2019-08-24T12:02:04Z

Published version:

DOI:10.1016/j.nima.2018.11.106

Terms of use:

Open Access

Anyone can freely access the full text of works made available as "Open Access". Works made available under a Creative Commons license can be used according to the terms and conditions of said license. Use of all other works requires consent of the right holder (author or publisher) if not exempted from copyright protection by the applicable law.

(Article begins on next page)

Accepted Manuscript

Single Event Upset tests and failure rate estimation for a front-end ASIC adopted in high-flux-particle therapy applications

F. Fausti, G. Mazza, S. Giordanengo, O.H. Ali, L. Manganaro, V. Monaco, R. Sacchi, R. Cirio

Please cite this article as: F. Fausti, G. Mazza, S. Giordanengo et al., Single Event Upset tests and failure rate estimation for a front-end ASIC adopted in high-flux-particle therapy applications, *Nuclear Inst. and Methods in Physics Research, A* (2018), https://doi.org/10.1016/j.nima.2018.11.106

This is a PDF file of an unedited manuscript that has been accepted for publication. As a service to our customers we are providing this early version of the manuscript. The manuscript will undergo copyediting, typesetting, and review of the resulting proof before it is published in its final form. Please note that during the production process errors may be discovered which could affect the content, and all legal disclaimers that apply to the journal pertain.

¹ Single Event Upset tests and failure rate estimation for a front-end ASIC adopted in high-flux-particle therapy applications

³ F. Fausti^{a,b,d}, G. Mazza^b, S. Giordanengo^b, O. H. Ali^{b,c}, L. Manganaro^{b,c}, V. Monaco^{b,c}, R. Sacchib,c, R. Ciriob,c 4

 $a_{\text{Politecnico di Torino, Corso Duca degli Abruzzi, 24, 10}$ 29 Torino, Italy

⁶ Istituto Nazionale di Fisica Nucleare, sez. di Torino, via P. Giuria, 10125 Torino, Italy

 c Università degli studi di Torino, via P. Giuria,1, 1 125 T \cdot rino, Italy

 $^{d}Corresponding \ author; E-mail \ address: \ \ \textit{d}au, \ \ \text{d}to.inj \ \ \text{d}it$

⁹ Abstract

7

¹⁰ A 64 channels Application Specific Integrated Circuit, named TERA09, designed in a $11 \quad 0.35 \ \mu m$ technology for particle therapy applications, has been characterized for Single Event ¹² Upset probability. TERA09 is a current-to-frequency converter that offers a wide input 13 range, extending from few nA to hundreds $\mathbb{C} \cdot 4$ with linearity deviations in the order $_{14}$ of a few percent. This device operates as fro_n \pm end readout electronics for parallel plate 15 ionization chambers adopted in clinical applications. This chip is going to be located beside ¹⁶ the monitor chamber, thus not directly exposed to the particle beam. For this reason, no 17 radiation hardening techniques were adopted during the microelectronics design. The intent ¹⁸ of the test reported in this paper is to predict the TERA09 upset rate probability in a $_{19}$ real application scenario. Due to t¹ e fact that TERA09 has an extended digital area with 20 registers and counters, it is interesting to estimate the effect of the secondary neutron field 21 produced during the treatment. The radiation damage test took place at the SIRAD facility 22 of the Italian National Institute for Nuclear Physics in Padova, Italy. The SIRAD facility 23 allows to study the CMOS up et rate as a function of the energy deposited during irradiation. 24 By irradiating the chip with ions of different Linear Energy Transfer, it is possible to calculate ²⁵ the single event effect cross-section as a function of the deposited energy. It resulted that 26 the minimum deposited nergy in a CMOS silicon sensitive volume of $1 \mu m^3$, responsible for 27 a Single Event Upset r robability higher than zero, is 690 keV. In the last part of the paper, 28 we calculated the expected upset probability in a typical clinical environment, knowing the ²⁹ fluence of secondary, $b \alpha$ ^{-ky} ard-emitted neutrons. Considering as an example a treatment ³⁰ room located at the CNAO particle therapy center in Pavia, the expected upset rate for $_{31}$ TERA09 is ~ 10 event /year. Using a redundant and independent monitor chamber, the ³² upset probabi[']. iy expected during one detector readout is lower than 10^{-24} , as explained in ³³ the document.

³⁴ Keywords: Particle therapy, Monitor chamber, ASIC, CMOS radiation damage, SEU.

Preprint submitted to Elsevier November 20, 2018

³⁵ 1. Introduction

 36 Since many decades parallel plate gas ionization chambers are the most used detectors 37 in the cure of cancer with particles (protons and carbon ions). In this conext, a single large 38 area electrode is used for particle beam flux measurement whereas segmented electrodes ³⁹ allows the two-dimensional beam position measurements [1]. Ionization chambers require a 40 multi-channel front-end electronics converting the charge with high accuracy operating with 41 no dead-time. The collaboration between the University of Turin and the microelectronics 42 group of the Italian National Institute for Nuclear Physics (INFN) designed and produced ⁴³ a family of Application Specific Integrated Circuits (ASIC), called TERA [2]. Tailored for 44 clinical applications as front-end readout of gas detectors in particle therapy, the TERA chips 45 are used in several clinical devices both for quality control in radiotherapy (e.g. the MatriXX 46 detector [3] provided by IBA [4] and the monitor chambers developed by DE.TEC.TOR. 47 Devices and technologies Torino [5]) and for beam monitoring in particle therapy facilities $_{48}$ [6] [7]. The aging effects of the total ionizing dose were studied exposing the previous version 49 of the TERA chip to an X-ray source. Results are negotiated in [8]. 50 TERA09 is the last chip designed and characterized Γ . In this paper, the results of a Single

 $_{51}$ Event Upset (SEU) test of TERA09 are reported and analyzed. Even though the ASIC is not going to be directly exposed to the particle 6.2 and secondary neutron produced in the interaction with the nozzle, may induce tompo, ary upsets which can occur in the digital circuitry.

 \sim A common procedure to characterize a CMOS device for SEU, is measuring the occur- rence of the effect as a function of the energy deposited irradiating the chip with ion beams. Irradiation with ions of different Linear Energy Transfer (LET) is thus required for varying the deposited energy. The SIRAD (Silicon RAdiation Damage) facility [10], located at the 59 15 MV Tandem of the Legnaro National Laboratory (LNL) of the INFN, offers the possibil- ity to select among different ion sources, and to change the beam flux and the beam incident 61 angle on the Device Under Test (Γ (JT). During the test, the DUT is placed inside a vacuum chamber, thus minimizing so terms and beam slowing which would occur in air.

 The TERA09 SEU test focused on the identification of bit-flips occurring in the ASIC coun- $\frac{64}{100}$ ters and registers. From the bit-flip cross-section as a function of the deposited energy, the failure rate with a given \sim atron rate and energy spectrum can be predicted. An example of application to a clinical environment will be presented and discussed.

67 2. Basics of Sin_{gl}e Event Effects in CMOS electronics

 ϵ_{68} In CMOS technology the reliability of a system to Single Event Effects (SEE), i.e. per- θ turbation induced by the energy deposited by single ionizing particles, is an aspect getting π worse (or at least getting more challenging), with the design detail downscaling. In this τ_1 field it is common to refer to Single Event Effects (SEE), distinguishing among heavy and ⁷² soft damages. Examples of heavy or permanent damages are the Single Event Burnout, 73 a destructive effect and the Single Event Latch-up (SEL), a short-circuit that can lead to ⁷⁴ burnout if not mitigated in time, by turning off the power supply. However this procedure

Figure 1: Left: schematic representation of an inverter bit-flip due \cup a SLU. Right: The thyristor structure represented with the Q1 and Q2 b_{1} and transistors path. During a latch-up, both the BJTs are conducing resulting in a short circuit.

⁷⁵ introduces some dead-time that could affect the $\frac{1}{4}$ and should be considered

 76 as SEL consequence. In the soft event category, t_n Single Event Transient and the Single 77 Event Upset (SEU) are the most common; the former results in a charge transient caused

 78 by a single proton or heavy ion passing through a sensitive node in the circuit whereas the

⁷⁹ latter results in a bit-flip, a logic state change $\frac{1}{4}$ to energy deposition in a digital cell.

80 Several studies proved that SEU and SF^T effec⁺s are physically separated in terms of silicon $\frac{1}{81}$ region where they occur. SEUs are confined in the first micrometers thickness under the $\frac{1}{82}$ device surface whereas SELs occur deeper in the silicon bulk [11].

⁸³ Single Event Latch-up occurs in deep volume of the the silicon bulk where, in a CMOS 84 process, the combination of n-well, μ well and substrate forms a parasitic n-p-n-p structure $\frac{1}{85}$ called a thyristor (see Figure 1 right). During a latch-up both the BJTs are conducing, 86 resulting in a short circuit, highlighted by the power supply compliance (activation of the 87 current limitation circuitry). The permanent and destructive event is avoided turning off ⁸⁸ the power supply.

89 Single Event Upset in CMOS circuits can be important when exposed to high LET parti- $\frac{1}{20}$ cles, due to the high released energy in the crossed medium. Hitting the silicon bulk, these 91 ions create electron-hole pair_s and their collection at the source/drain diffusion regions may 92 result in a p-n junct on current pulse, driving a voltage change in that node [12]. More in 93 detail, in a CMOS ``ruc_v a SEU happens if an ion strikes the channel region of a NMOS ⁹⁴ that is in its off state or if the ion strikes the drain region of an off PMOS. Considering ⁹⁵ the general notation of SEE, the event occurs whenever in a sensitive node the charge in-⁹⁶ jected by the current pulse exceeds a given threshold value, represented as a critical charge q_{crit} . In the left side of Figure 1 is shown an example of logic state switching occurring ⁹⁸ in a CMO^S inverter. Considering the "1" logic state at the inverter input node, a charged ⁹⁹ particle striking the drain of the PMOS transistor induces a signal at its source; this signal ¹⁰⁰ charges the load capacitance. The discharge of this load capacitance results into an output $_{101}$ voltage pulse (V_{out}) , leading to a state-flip at the inverter cell output node. Considering the ¹⁰² TERA09 chip and its application, the study has been focused only on the SEU phenomena. 103

104 It is possible to model the SEU phenomenon with the following equation:

$$
V_{out} \ge \frac{Q_{crit}}{C_{load}} = \frac{1}{C_{load}} \int_0^{t_{sw}} i_{ds} dt
$$
 (1)

¹⁰⁵ where C_{load} is the load capacitance of the discharging pat^h and to $\frac{1}{sw}$ is the time delay 106 between the particle strike and the logic state change (voltage exceeding a certain threshold 107 value). The drain-source current (i_{ds}) flows into the transist or of the SEU relevant node.

¹⁰⁸ 3. The Device Under Test

109 TERA09 is a 64 channels ASIC designed in a 0.35μ m process and taped-out in an ¹¹⁰ Europractice multi-project wafer (the ASIC extended description and characterization is 111 reported in [9]). This chip operates as the front-end readout electronics for ionization ¹¹² chambers and is designed for high-intensity ion-beams. The TERA09 has bipolar inputs, ¹¹³ with a positive and a negative threshold control; once one threshold is crossed, a pulser $_{114}$ block sends a charge quantum to the amplifier input. In this manner, the ASIC converts $_{115}$ the analog information provided by the current integrated over the feedback capacitance of 116 a differential folded cascode amplifier into \mathbb{R}^n rate of charge quanta subtracted or added to ¹¹⁷ this capacitance, according to the input signal polarity. This sequence is controlled by means 118 of a finite state machine requiring four clock cycles and it avoids the amplifier saturation, ¹¹⁹ thus obtaining a dead time free front-end. The high dynamic range of TERA09, allows a 120 linear conversion in the range 3 nA – \sim μ A, with a linearity deviation smaller than 4%.

 121 The TERA09 block diagram represent ation is presented in Figure 2. The 64 identical 122 independent input channels are ed into a current to frequency converter representing the 123 front-end logic which is followed by a 32-bit counter and register; the data transfer between 124 the former and the latter is a tivated with a digital load signal without adding a dead time, 125 independently from the signal conversion operations. TERA09 integrates an adder tree, 126 activated by the same load signal mentioned before and providing the sum of groups of 4, 127 16 and 64 channels. These v lues are stored in additional 34-, 36-, and 38-bit wide registers 128 which can be addressed via seven digital Channel Select lines and read out on a 38-bit out- $_{129}$ put bus through a multiplexer. This system is designed to allow reading directly the sum 130 of the counters of 4, 16 or f_4 channels if, in order to increase the dynamic range, the input ¹³¹ current is split among these channels. A total of 2774 data bit storage, arranged in 85 data ¹³² registers, covers a sizable area of the chip and may suffer data corruption, once the ASIC is 133 exposed to ext. all radiation.

134 135

Figure 2: Block diagram of the TERA09 ASIC.

¹³⁶ 4. Test setup

 $\frac{137}{137}$ The SEU phenomenon results as a big-^qip originated by a high energy deposition of a ¹³⁸ single track in a small sensitive volume located into the digital circuitry. To study this effect $_{139}$ in a controlled scenario, the partic^l flux rate must be carefully selected to be low enough 140 to distinguish the effects caused by Δ the impacts of single ions and high enough to observe $_{141}$ a significant number of single ϵ fec^{ϵ}s in the measurement time. Typical ion fluence rate α_1 are in a range from 10^3 to 10^5 \cdots s · $m^{-2} \cdot s^{-1}$ [10]. The experimental setup set for the 143 SEU test consists of the TF λ 409, the device under test placed into a socket soldered on $_{144}$ a PCB test board that interfaces the ASIC to the Data Acquisition System (DAQ), based $_{145}$ on a Xilinx 7813R FPGA beat configured through host PC with the LabVIEW for FPGA 146 software toolkit. A voltage generator supplied the PCB 5V voltage, with a current limiter $_{147}$ set to protect form burn-out due to a latch-up. The ASIC 250 MHz clock was provided 148 externally with a LVDS signal source. The main goal of the DAQ software is checking how 149 many times any bit of t_{11} δ registers changes, due to upset events. In order to do that, the $\frac{1}{150}$ load signal used t it transfer the data from the counter to the registers, was fixed as inactive, $_{151}$ after a first trial acquisition run. A Keithley 2400 voltage generator was used to provide a 152 steady curren' to the 64 inputs of the chip in order to let the counters increment rapidly 153 after the power-up of the chip. This was necessary considering that upsets leading to a 0-1 ¹⁵⁴ bit and 1-0 transitions could occur with different probabilities and we wanted to measure 155 the upset r_t te in a condition where zeros and ones are uniformly distributed in the register $_{156}$ cells. Moreover, the registers content were also saved in a file for off-line analysis.

¹⁵⁷ Along the SIRAD beam line, a vacuum chamber contains the metal plate for the DUT

¹⁵⁸ holding (Figure 3). The pressure in the vacuum chamber was set to $\sim 8 \cdot 10^{-6}$ mbar [10]. 159 The holder is mechanically controlled by the user who can retract the DUT during 160 the setup of the accelerator and then align it in front of the beam f_{λ} the measurement. ¹⁶¹ Moreover, the vacuum chamber is equipped with two sets of silicor dic less, one fixed and ¹⁶² the other one movable (Figure 3). The fixed diodes are located in front of the final beam $_{163}$ collimator and are used to monitor the beam fluence during the irradiation. Before starting 164 the measurements, the DUT is kept in a retracted position and the beam is centered and ¹⁶⁵ focalized with the aid of a scintillator imaged by a CCD camera. Then, the fixed diodes ¹⁶⁶ are cross-calibrated with the movable silicon diodes which are temporary inserted in the $_{167}$ position where the DUT will be placed during the tests. At the er d of the calibration, the ¹⁶⁸ movable diodes were retracted.

Figure 3: Schematic drawing of the irradiation chamber with the dosimetry system and the device under test holder (left). Diodes geometry and place met it scheme (center). Right: vacuum chamber inner picture: A) scintillator; B) fixed diodes; C) m \sqrt{v} able diodes.

¹⁶⁹ The TERA09 ASICs are packaged in a MQFP 160 pins ceramic structure. The chip is 170 then carried by a plastic socket. In order to expose the 4.68 x 5.8 mm^2 silicon area of the 171 chip, the ceramic cover o' the package was removed and a hole was drilled in the socket.

 All the interconnection cables were adapted or customized for the SEU test, in order to $_{173}$ setup the data transfer through the vacuum chamber. The differential clock was provided via SMA cables. From a control room, outside the accelerator area, a remote desktop was used to set and control the DAQ and for the on-line monitoring of the raw data. With the adopted test procedure, the signal that loads the registers with the counters content was turned off after the initialization phase. At that point, any change in the registers is considered as originated by bit flips are due to SEUs. An iterative control every 100 ms checked the 2.74 memory bits and a SEU counter was updated every bit-flip occurrence.

180 5. Results and data analysis

¹⁸¹ The SEU test performed with the TERA09 ASIC was devoted to the digital circuitry of ¹⁸² registers. In this case, the focus is on the single bit flip due to a radiation-induced upset.

Figure 4: SEU cross-section as a $\hat{\ }$ notion of the deposited energy.

¹⁸³ The SEU cross section is defined as:

$$
\sigma_{SE} = \frac{N_{errors}}{\phi N_{bit}} \tag{2}
$$

 $_{184}$ and corresponds to the probability per unit fluence and per bit cell of a bit-flip in the 185 cell. Figure 4 shows the SEU cross \le ction as a function of the deposited energy E_{dep} . The 186 conversion from LET to $E_{d\rho}$ as made according to [13].

 187 As suggested by the approach described in [11], the Weibull function is used to fit the SEU 188 cross section as a function ℓ f the deposited energy. The trend followed by this function ¹⁸⁹ describes those phenomena starting with a threshold activation mechanism and saturating 190 at large values. The s_{ame} method takes into account a $1 \times 1 \times 1 \mu m^3$ Sensitive Volume (SV) 191 as the elementary reference volume where a SEU can occur. In SEU studies, E_0 is the the $_{192}$ minimum energy \pm at has to be deposited in the sensitive volume to trigger the upset event; ¹⁹³ the saturation level is the maximum SEU cross-section, due to the fact that each sensitive 194 area is already flected by an upset. In a simple geometrical model, σ_0 should correspond 195 to the effective sensitive area for SEU phenomena.

196 The Weibull function is:

$$
\sigma_{SEU} = \sigma_0 [1 - e^{-(E_{dep} - E_0/W)^s}] \tag{3}
$$

¹⁹⁷ where E_{DEP} is the energy deposited in the silicon; s and W are fit parameters.

Ion	Energy $[MeV/u]$	$\lceil \circ \rceil$ Angle	$Edep$ [MeV]	\sim $\Im EU$
^{19}F	122		0.94	$2.7 j e^{-12}$
^{19}F	122	20	1.00	$1.5^{4}e^{-11}$
^{28}Si	157	θ	2.08	$2.54e^{-09}$
$\overline{^{28}Si}$	157	20	2.21	$6.33e^{-09}$
^{35}Cl	171	$\left(\right)$	3.07	$1.88e^{-09}$
^{35}Cl	171	15	3.8	$7.10e^{-09}$
^{35}Cl	197	θ	2.57	$1.53e^{-08}$
^{35}Cl	197	20	3.0 ^c	$1.21e^{-\overline{08}}$
^{79}Br	241	θ	~ 1.12	$3.6e^{-00}$

Table 1: List of used ions and the corresponding energy, DUT-particle beam angle, deposited energy and cross section.

198 The ions used for the TERA09 SEU test are reported in Table 1. The choice of the ion set was made considering that one needs data for both μ , threshold region and the saturation $_{200}$ plateau. For ions with hight LET the measurement was affected by latch-up events in the $_{201}$ silicon bulk. In these cases, the current limitation of \therefore voltage supply avoided short-circuit 202 destructive consequences. Using a bromine ion beam, corresponding to deposited energy of $203 \quad 10.12 \text{ MeV}$, the data acquisition was interrupted by frequent latch-up just after few seconds, ²⁰⁴ thus allowing the acquisition of very short runs. No SEL events were observed with chlorine ²⁰⁵ beam. As explained in the following section, given the relatively large deposited energy ²⁰⁶ for the onset of SEL, no occurrence is expected in a clinical environment and no further 207 investigations were attempted to determine the SEL cross-section. In addition, with ions ²⁰⁸ lighter than fluorine, no SEU were between learning the incident angle between beam and 209 DTU allowed to slightly increase the $a \sim \gamma$ sited energy and to add a second energy-deposited ²¹⁰ point, for the same ion.

211

212 6. Expected SEU rate \sim a clinical room

²¹³ The TERA09 ASIC to.¹ ws the family of devices developed by our group that are equip-²¹⁴ ping clinical monitor chambers worldwide. The previous versions of these chips, named 215 TERA06 and TERA ζ^8 are outinely used in particle therapy centers like the National Cen-²¹⁶ ter for Oncological Hadron therapy (CNAO) [7] in Pavia, where our group has a consolidated $_{217}$ role of research and technological collaboration since the center foundation. Since TERA09 218 has a more extended d digital circuitry, compared to its predecessors, it is interesting to es-²¹⁹ timate the upset rate for TERA09 in a CNAO treatment room. The results of this study ₂₂₀ are hereafter root d. CNAO has a 25 m diameter synchrotron that accelerates protons 221 and carbon in the energy range of 60 MeV - 250 MeV and 120 MeV/u - 400 MeV/u $_{222}$ respectively. In the monitor chambers, the TERA ASICs are placed beside the gas volume 223 and are not directly exposed to the proton beam flux; in this situation, the only source of ²²⁴ upset events would be the secondary neutrons, backward emitted at the beam extraction

²²⁵ point.

226 This hypothesis is supported by the data of Table 2 and the results reported in the same 227 paper [14], where FLUKA Monte Carlo simulations show that the largest contribution that ₂₂₈ could be relevant for the radiation damage to the readout electronics are the secondary 229 neutrons backward emitted by the interaction between the 400 MeV/u carbon ions and the ²³⁰ target.

Table 2: Number of secondary neutrons and protons produced by carbon ion and proton beams on ICRU tissue (International Commission on Radiation Units and Measurements). \leftarrow

Target	Primary particles	n/prim \ry / primary	
<i>ICRUtissue</i>	$400MeV/u$ carbon ions	.00	1.50
<i>ICRUtissue</i>	$120MeV$ protons		0.10

 \sum_{231} In this paper, a 3.4 10^{10} n · cm^{-2} annual flux of secondary neutrons at the nozzle, where 232 the monitor chambers are located, was estimated using a 400 MeV/u carbon ion beam. ²³³ Experimental data and simple theoretical arguments reported in [11] confirm that the 234 SEU rate for neutrons and protons with an energy exceeding 20 MeV are expected to be 235 equivalent. The probabilities per unit flux of \overline{a} inizing energy deposition larger or equal to ²³⁶ E_{dep} in a sensitive volume were simulated in [1.¹] for four different proton energies, yielding ²³⁷ the results reported in Figure 5.

238 The choice of a sensitive volume of $1x1x1$ um^3 was justified by the authors as the one best matching the measured SEU cross section over 18 devices analyzed [11]. In a simplified ²⁴⁰ model where an upset would always occur above an energy threshold, the 20 MeV proton $_{241}$ data of Figure 5 could be interprete as the SEU cross section in the CNAO environment as $_{242}$ a function of the SEU energy threshold of the electronic device under study. However, since ²⁴³ this simplistic step-like model is not realistic, we significantly improve it by using the results 244 of the Weibull fit of Figure 4. \mathbb{R}^n ach energy bin i, if P_i represents the probability per unit ²⁴⁵ flux from Figure 5 and A the the cross-sectional area of the sensitive volume $(1x1 \mu m^2)$, ²⁴⁶ the quantity P_i/A represents the probability for a particle crossing the area A of depositing ²⁴⁷ an energy larger or equal ∞ E_i. This probability has to be weighted by the increase in the 248 SEU cross section in that same energy interval can be evaluated from the Weibull fit as 249 ($\sigma_{i+1} - \sigma_i$). Therefore, the SEU cross section Σ in the neutron environment of CNAO can ²⁵⁰ be derived as

$$
\Sigma = \sum_{i} P_i \cdot (\sigma_{i+1} - \sigma_i) / A \tag{4}
$$

 Δ_{251} Assuming the neutron flux reported in [14] and considering a similar energy deposition 252 probability as 320 N eV proton beam, the SEU rate for TERA09 in a CNAO typical clinical treatment room is $\sim 10^2$ SEU/year. Such an upset would be easily detected, thanks to the $_{254}$ comparison w. h a second independent detector (as explained in [15]). A SEU would escape ²⁵⁵ the redundant control only if the data corruption would occur in the same readout cycle ²⁵⁶ and in the same bit in both detectors.

Figure 5: Energy deposition probabilities for protons of θ . The curves show the probability to have an ionizing deposition greater or equal to the indicated E_{DEP} , within the SV. Data from [11]. The curve selected for the data analysis is the one for 2ϵ MeV protons corresponding to the average value in Figure 6.

.

 $_{257}$ From a conservative calculation, $\sqrt{ }$ nside ing 1 MHz as typical CNAO monitor chamber ²⁵⁸ readout frequency and a one-year-continuous data acquisition, the probability of failing 259 the SEU detection in one readout cycle is $\sim 10^{-12}$ for each detector, i.e. $\sim 10^{-24}$ for a ²⁶⁰ simultaneous upset.

²⁶¹ Given the even larger deposited energy for the onset of SEL, compared to SEU, latch-up ²⁶² events are not expected to show-up in clinical applications.

²⁶³ 7. Summary

²⁶⁴ The TERA09 ASIC is a 34 channels current to frequency converter designed in the 0.35 μ m technology, to be employed as front-end readout electronics in particle therapy appli-²⁶⁶ cations. The chip does not have embedded radiation protection techniques since it is not ₂₆₇ meant to be placed directly on beam during its activity. Nevertheless, the group was in-₂₆₈ terested in characterizing the device for SEU. The test has been performed at the SIRAD $_{269}$ Tandem accelerator at LNL in Padova, using a set of heavy ions with different energies and 270 and target inc. I can angles. In this way it was possible to calculate the single event effect ²⁷¹ cross-section as a function of the deposited energy. It results that the minimum deposited $_{272}$ energy in a CMOS silicon sensitive volume of 1 μ m³, responsible for a Single Event Upset ²⁷³ probability higher than zero is 690 keV. Due to the fact that this ASIC will be used in

Figure 6: Spectrum of secondary neutrons produced in the backward direction by 400 MeV/u carbon ions, hitting a phantom made of ICRU tissue (International Commission on Radiation Units and Measurements); a comparison is made with the total energy spectrum $C^{\epsilon} s$ condary neutrons.

 274 medical applications, there was an interest in predicting the expected upset rate in a typical ₂₇₅ treatment room of CNAO. Assuming the literature data regarding the secondary neutron ²⁷⁶ fluence at the CNAO nozzle and following the model developed in [11], we derived a num-277 ber, ~ 10² SEU/year, which is an order of magnitude of the phenomenon.

 278 This rate is easily controllable through redundancy, with a second independent monitor 279 chamber already present at CNAO ϵ is in every standard clinical monitor systems. The prob-280 ability to have a simultaneous \mathbf{L}^* flip in the same bit of both the monitor chambers, in a 281 given detector readout cycle is therefore absolutely negligible (below 10⁻²⁴ SEU/readout-²⁸² cycle).

283

284

285

286

²⁸⁷ References

- 288 [1] S. Giordanen ω et al., Review of technologies and procedures of clinical dosimetry for scanned ion beam ²⁸⁹ radiotherapy, Phys. Medica 43, (2017) 79–99.
- 290 [2] G. Mazza et \cdot , A ℓ 4-channel wide dynamic range charge measurement ASIC for strip and pixel ioniza-291 tion detector, Nuclear Science, IEEE Transactions 52, (2005) 847 – 853.
- ²⁹² [3] MatriXX universal detector array https://www.iba-dosimetry.com/product/matrixx-universal-293 detector-arr \sqrt{v}
- ²⁹⁴ [4] http://www.iba-dosimetry.com/complete-solutions/radiotherapy/quality-assurance/startrack.
- ²⁹⁵ [5] http://detector-group.com/it/

- [6] A. La Rosa, et al., Nucl. Instr. Meth. Phys. Res. A 565, (2006) 833.
- 297 [7] S. Giordanengo et al., Design and characterization of the beam monitor detectors of \mathcal{C} a Italian National Center of Oncological Hadron-therapy (CNAO), Nucl. Instr. Meth. Phys. Res. A 698 (2013), 201-207.
- 299 [8] R. Cirio et al., Radiation damage studies of a recycling integrator VLSI chip or ϵ osimetry and control 300 of therapeutical beams, Nucl. Instr. Meth. Phys. Res. A (2002), $752 - 760$.
- 301 [9] F. Fausti et al., Design and characterization of a 64 channels ASIC front-end electronics for high-flux particle beam detectors, Nucl. Instr. Meth. Phys. Res. A, (2017).
- 303 [10] D. Bisello et al., SIRAD: an irradiation facility at the LNL Tandem accelerator for radiation damage
- 304 studies on semiconductor detectors and electronic devices and systems, Nu L. Instr. Meth. Phys. Res. A 462 (2001), 426-434.
- 306 [11] M. Huhtinen, F. Faccio, Computational method to estimate Single Event Upset rates in an accelerator environment, NIM A 450 (2000), 155-172.
- [12] M. Omana et al., A model for transient fault propagation in combinatorial logic, 9th IEEE On-Line Testing Symposium, (2003), 111–115.
- [13] D. G. Mavis et al., SEU and SET modeling and mitigation in deep submicron technologies (2007),
- IEEE International Reliability Physics Symposium Proceedings. 45th Annual
- [14] A. Ansarinejad et al., Radiation effects on the on-line monitoring system of a hadrontherapy center, 313 Iranian Journal of Medical Physics Vol. 11, No. 4, $(201⁴)$, $25⁴⁷$.
- 314 [15] Giordanengo et al., The CNAO Dose Delivey System for ion pencil beam scanning radiotherapy, Medical
- Physics 42,1 (2015), 263.