Towards Power-Aware Data Pipelining on Multicores